

(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) Publication number:

0 563 847 A2

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 93105153.6

(51) Int. Cl.5: H01L 29/812

(22) Date of filing: 29.03.93

(30) Priority: 30.03.92 JP 72062/92

(43) Date of publication of application:
06.10.93 Bulletin 93/40(84) Designated Contracting States:
DE FR GB(71) Applicant: MATSUSHITA ELECTRIC
INDUSTRIAL CO., LTD.
1006, Ohaza Kadoma
Kadoma-shi, Osaka 571(JP)(72) Inventor: Nakatsuka, Tadayoshi
4-5-30, Daido,
Higashiyodogawa-ku
Osaka-shi, Osaka(JP)
Inventor: Inoue, Kaoru
16-3-922, Joshoji-cho
Kadoma-shi, Osaka(JP)
Inventor: Fujimoto, Hiromasa
314 Terakata-ryo,
2-7, Minamiterakata-kitadori
Moriguchi-shi, Osaka(JP)
Inventor: Yagita, Hideki
13-7, Kitafunashashi-cho
Hirakata-shi, Osaka(JP)(74) Representative: Marx, Lothar, Dr. et al
Patentanwälte Schwabe, Sandmair, Marx
Stuntzstrasse 16
D-81677 München (DE)(54) **A field effect transistor.**

(57) A field effect transistor is disclosed. The field effect transistor includes: a semiconductor substrate having at least an upper face; a semiconductor layered structure, formed on the upper face of the semiconductor substrate, the semiconductor layered structure including a channel layer; a source electrode formed on the semiconductor layered structure; a drain electrode formed on the semiconductor layered structure at a position apart from the source electrode in a first direction by a prescribed distance; and a gate electrode, formed on the semiconductor layered structure between the source electrode and the drain electrode. The channel layer includes: a first channel region positioned directly under the source electrode; a second channel region positioned directly under the drain electrode; a third

channel region which is adjacent to the first channel region and which is not positioned directly under the gate electrode; a fourth channel region which is adjacent to the second channel region and which is not positioned directly under the gate electrode; and a plurality of stripe-like middle channel regions for connecting the third channel region to the fourth channel region.

EP 0 563 847 A2**BEST AVAILABLE COPY**

BACKGROUND OF THE INVENTION

1. Field of the Invention:

The present invention relates to a field effect transistor (FET), and more particularly to a metal semiconductor field effect transistor (MESFET).

2. Description of the Related Art:

In recent years, mobile communication devices such as car telephones have spread, and direct broadcasting by satellite and commercial satellite communications are widely utilized. Since such communications adopt radio waves of high frequencies, a high frequency receiver with low noise and good distortion characteristics is strongly required. Therefore, a MESFET using a compound semiconductor which has a superior high frequency characteristic, or a high electron mobility transistor (HEMT) which is one type of the MESFETs is used in a high frequency receiver.

In such a transistor, generally, by reducing the gate length thereof, the high frequency characteristic is improved. However, the reduced gate length causes a drain conductance to increase. Moreover, in the saturation area of a drain current, the drain conductance is increased in a nonlinear manner. As a result, there arise a problem in that the distortion characteristic is deteriorated. There also arise a problem in that the gain and noise figure cannot be improved because of the influence by the drain conductance which is increased by the reduced gate length.

In order to solve these problems, a method has been proposed in which a channel region of a MESFET is patterned so as to be a stripe shape, so that carriers contributing to the conduction are confined in one-dimension, whereby a transconductance (gm) is improved and the drain conductance is prevented from being increased in a nonlinear manner.

Figure 31A is a plan view showing a HEMT having a stripe-shaped channel according to the above method (hereinafter, such a HEMT is referred to as a stripe-channel HEMT). Figure 31B is a cross-sectional view taken along line A-A' in Figure 31A. A structure of the stripe-channel HEMT is described with reference to these figures. On a semi-insulating GaAs substrate 101, a GaAs layer to which impurities are not doped (an i-GaAs layer) 102 is formed. On the i-GaAs layer 102, an i-AlGaAs layer 103 is formed. On the i-AlGaAs layer 103, an n-type AlGaAs layer (an n-AlGaAs layer) 104 is formed. By forming a plurality of recesses 111 which reach the i-GaAs layer 102 from the surface of the n-AlGaAs layer 104, a plurality of parallel ridges 110 are formed. At both ends of

each of the plurality of ridges 110, a source electrode 210 and a drain electrode 211 are formed on the n-AlGaAs layer 104. A gate electrode 201 is formed on top and side faces of the ridges 110 and bottom faces of the recesses 111. A two-dimensional electron gas layer 170 is formed in the i-GaAs layer 102 in the vicinity of an interface between the i-GaAs layer 102 and the i-AlGaAs layer 103.

Figure 32 is an energy band diagram of the stripe-channel HEMT. In Figure 32, E_c and E_v represent a conduction band and a valence band respectively, and E_f represents the Fermi level. The symbol "-" on the gate metal side represents an interface state, and the symbol "+" in the n-AlGaAs layer 104 represents a space charge. In the HEMT which is practically fabricated, the i-AlGaAs layer 103 is interposed between the i-GaAs layer 102 and the n-AlGaAs layer 104 so as to sufficiently spatially separate electrons from ionized impurities. However, the i-AlGaAs layer 103 is not shown in Figure 32.

As is shown in Figure 32, impurities doped to the n-AlGaAs layer 104 are ionized, and electrons are separated. The separated electrons are drawn to the i-GaAs layer 102. In detail, since the separated ions are restricted by positive charges of impurity ions remaining in the n-AlGaAs layer 104, the separated electrons are drawn into a portion of the i-GaAs layer 102 in the vicinity of the interface between the i-GaAs layer 102 and the n-AlGaAs layer 104. Such a portion is referred to as a two-dimensional electron gas layer 170. The two-dimensional electron gas layer 170 only has a thickness of several nanometers (nm). This means that the two-dimensional electron gas layer 170 is substantially formed in two-dimension. Accordingly, the separated electrons can be moved in a two-dimensional electron gas layer 170 in a two dimensional direction. Such gas is referred to as a two-dimensional electron gas.

A HEMT is a transistor which uses the two-dimensional electron gas as a carrier. Since the two-dimensional electron gas is moved in the i-GaAs layer 102 which has extremely low impurity concentration, the movability of the electrons is extremely high. As a result, it is possible for the HEMT to obtain much higher gm as compared with the usual MESFET. Moreover, since the electrons are not scattered by impurities, the HEMT is superior in noise characteristics.

The two-dimensional electron gas is controlled by changing the gate potential. In general, a drain conductance is increased in a non-linear manner, as the drain voltage is increased. In order to solve the problem, the channel portion is made narrower and hence the electrons are in a quasi one-dimensional state, whereby the confining effect of the

electrons is improved. Thus, the gm is improved, and the drain conductance is prevented from being increased in the non-linear manner. In the stripe-channel HEMT shown in Figure 31A, a channel width L_{ch} is 0.2-0.3 μm . The two-dimensional electron gas layer 170 is made narrower by the ridges 110.

Figure 31C is a cross-sectional view taken along line B-B' in Figure 31A. Figure 31D is a plan view of the two-dimensional electron gas layer 170. Below the source electrode 210 and the drain electrode 211, a first channel region 171 and a second channel region 172 are formed respectively. The first channel region 171 and the second channel region 172 form ohmic junctions with the source electrode 210 and the drain electrode 211 respectively. By forming the ridges 110, a plurality of stripe-like middle channel regions 176 are formed. The electrons supplied from the source electrode 210 flow to the drain electrode 211 via the first channel region 171, the plurality of stripe-like middle channel regions 176 and the second channel region 172.

As described above, in the stripe-like middle channel regions 176, the channels are narrowed, so that the electrons are confined substantially in the two directions. That is, the electrons have mobility only in one direction. The electrons in this condition have higher mobility than the two-dimensional electrons.

Referring to Figures 33A to 33C, a method of fabricating a conventional stripe-channel HEMT is briefly described. On a semi-insulating GaAs substrate 101, an i-GaAs layer 102, an i-AlGaAs layer 103, and an n-AlGaAs layer 104 are successively formed. Thereafter, a resist pattern 400 is formed, and the semiconductor layers are etched so as to reach the semi-insulating GaAs substrate 101 for isolating elements from each other. Though not shown, a source electrode and a drain electrode made of a gold-germanium alloy and nickel are formed on the n-AlGaAs layer 104. Next, a resist pattern 401 is formed, and the semiconductor layers are etched so as to form a plurality of ridges 110. After removing the resist pattern 400, a resist pattern which defines a gate electrode pattern having a width of 0.2-0.3 μm is formed by an electron beam exposure method or a phase shift method. Then, titanium and aluminum are deposited, and a gate electrode 201 is formed by a lift-off technique.

Figures 34A and 34B show the V_{ds} -gm characteristic and the V_{ds} - I_{ds} characteristic of the conventional stripe-channel HEMT and the conventional MESFET, respectively. As compared with the conventional MESFET, the transconductance (gm) of the conventional stripe-channel HEMT is improved by 20% or more. Also, in the conventional MESFET, the I_{ds} is substantially constant in the

vicinity of $V_{ds} = 3 \text{ V}$, and the drain conductance characteristic is improved.

However, the conventional stripe-channel MESFET has the following problems:

- (1) the striped channel causes the source resistance to increase, so that it is difficult to improve the transconductance;
- (2) the gates are formed in regions other than the channel regions of the FETs, so that the gate capacitance is increased and the noise figure is degraded;
- (3) when a HEMT structure is adopted, the two-dimensional electron gas is in contact with the gate electrode, so that the gate breakdown voltage is lowered and the gate leakage current is increased; and
- (4) instead of the striped channel, the electron accumulation layer is enlarged as the drain voltage rises, so that it is impossible to prevent the drain conductance from being increased in the non-linear manner.

SUMMARY OF THE INVENTION

The field effect transistor of this invention includes: a semiconductor substrate having at least an upper face; a semiconductor layered structure, formed on the upper face of the semiconductor substrate, the semiconductor layered structure including a channel layer; a source electrode formed on the semiconductor layered structure; a drain electrode formed on the semiconductor layered structure at a position apart from the source electrode in a first direction by a prescribed distance; and a gate electrode, formed on the semiconductor layered structure between the source electrode and the drain electrode, wherein the channel layer includes: a first channel region positioned directly under the source electrode; a second channel region positioned directly under the drain electrode; a third channel region which is adjacent to the first channel region and which is not positioned directly under the gate electrode; a fourth channel region which is adjacent to the second channel region and which is not positioned directly under the gate electrode; and a plurality of stripe-like middle channel regions for connecting the third channel region to the fourth channel region.

In an embodiment, the semiconductor layered structure includes a plurality of recesses arranged in a second direction which is substantially perpendicular to the first direction, and a plurality of stripe-like ridges interposed between the plurality of recesses. The plurality of recesses are positioned between the third channel region and the fourth channel region, and each of the stripe-like ridges includes a corresponding one of the plurality of stripe-like middle channel regions.

In an embodiment, the semiconductor layered structure includes the channel layer to which no impurity is doped, and an electron supplying layer formed on the channel layer.

Alternatively, the field effect transistor includes: a semiconductor substrate having at least an upper face; a semiconductor layered structure, formed on the upper face of the semiconductor substrate, the semiconductor layered structure including a channel layer; a source electrode formed on the semiconductor layered structure; a drain electrode formed on the semiconductor layered structure at a position apart from the source electrode in a first direction by a prescribed distance; and a gate electrode, formed on the semiconductor layered structure between the source electrode and the drain electrode, wherein the channel layer includes: a first channel region connected to the source electrode; a second channel region connected to the drain electrode; and a plurality of stripe-like middle channel regions for connecting the first channel region to the second channel region, wherein the semiconductor layered structure includes a plurality of recesses arranged in a second direction which is substantially perpendicular to the first direction, and a plurality of stripe-like ridges interposed between the plurality of recesses, wherein the plurality of recesses are positioned between the first channel region and the second channel region, and wherein each of the stripe-like ridges includes a corresponding one of the plurality of stripe-like middle channel regions.

In an embodiment, the semiconductor layered structure includes the channel layer to which no impurity is doped, and an electron supplying layer formed on the channel layer.

In an embodiment, the gate electrode includes: a plurality of gate electrode portions formed to cover top and side faces of the plurality of stripe-like ridges, respectively; and an interconnection connecting the plurality of gate electrode portions to each other.

In an embodiment, the semiconductor layered structure includes a p-type semiconductor layer and the channel layer of an n-type semiconductor formed on the p-type semiconductor layer, the channel layer being an uppermost layer of the semiconductor layered structure.

In an embodiment, the field effect transistor further includes means for applying voltage to the p-type semiconductor layer.

In an embodiment, the semiconductor layered structure includes: a first semiconductor layer to which n-type impurities are added at a high concentration; a channel layer, formed on the first semiconductor layer, to which the n-type impurities are added at a concentration lower than that of the first semiconductor layer, the channel layer having

a smaller band-gap than that of the first semiconductor layer; and a second semiconductor layer, formed on the channel layer, to which the n-type impurities are added at a concentration higher than that of the channel layer, the second semiconductor layer having a larger bandgap than that of the channel layer.

In an embodiment, the field effect transistor further includes means for applying voltage to the first semiconductor layer.

In an embodiment, the stripe-like ridges each have grooves at side faces thereof, the grooves being formed by removing part of the channel layer.

In an embodiment, the stripe-like ridges each have grooves at side faces thereof, the grooves being formed by removing part of the electron supplying layer.

In an embodiment, the field effect transistor comprises a plurality of gate electrodes formed to cover top and side faces of the ridges and part of bottom faces of the recesses, in a direction perpendicular to a direction in which the ridges extend.

Thus, the invention described herein makes possible the following advantages:

(1) The source and drain resistances are decreased and the drain conductance can be prevented from being increased in a non-linear manner while the drain-source voltage rises, so that the transconductance is improved and superior gain and noise characteristic can be obtained.

(2) By forming gate electrodes only in the plurality of striped channel regions of the FETs so as to connect the gate electrodes via low-resistance interconnections, the gate capacitance and the gate resistance can be reduced, so that a superior noise characteristic can be obtained.

(3) A channel is made into a one-dimensional form due to a depletion layer at the boundary between a p-type impurity layer and an n-type impurity layer, and due to a depletion layer formed by a gate Schottky junction, so that the drain conductance is prevented from being increased in a non-linear manner, whereby a superior third-order distortion characteristic can be obtained.

(4) By additionally providing voltage applying means for the p-type impurity layer, and by applying reverse bias voltage between the n-type impurity layer and the p-type impurity layer, the channel width is further reduced, and the one-dimensional effect can be enhanced, whereby a more superior third-order distortion characteristic can be obtained.

(5) Due to a double heterostructure in which a channel layer having a narrow energy gap is

sandwiched between a first and a second semiconductor layers each of which has a wide energy gap, electrons can be confined in the channel layer, so that the one-dimensional effect can be enhanced, whereby a superior third-order distortion characteristic can be obtained.

(6) Due to a double heterostructure in which a channel layer having a narrow energy gap is sandwiched between a first and a second semiconductor layers each of which has a wide energy gap, electrons can be confined in the channel layer; and by providing voltage applying means for the first semiconductor layer, a barrier between the channel layer and the first semiconductor layer is enhanced, so that the one-dimensional effect can be further enhanced, whereby a superior third-order distortion characteristic can be obtained.

(7) Due to a double heterostructure in which a channel layer having a narrow energy gap is sandwiched between a first and a second semiconductor layers each of which has a wide energy gap, electrons can be confined in the channel layer; and by selectively etching the channel layer so as to make the length of a stripe channel portion of the channel layer in the gate length direction smaller than that of the stripe channel portion of the second semiconductor layer in the gate length direction, so that the one-dimensional effect can be enhanced, whereby a superior third-order distortion characteristic can be obtained. Moreover, the stripe channel portion of the channel layer can be prevented from being in contact with a gate electrode, whereby the occurrence of the gate leakage current can be suppressed.

(8) In a HEMT structure, by making the length of a stripe channel portion of an electron supplying layer in a gate length direction smaller than that of a stripe channel portion of a channel layer in the gate length direction, a two-dimensional electron gas layer is prevented from being in contact with a gate metal, the gate leakage current can be prevented from occurring, and the length of the two-dimensional electron gas layer in the gate length direction can be made smaller. As a result, the one-dimensional effect can be enhanced, whereby a superior Schottky characteristic and a superior third-order distortion characteristic can be obtained.

(9) Due to the electron confining effect by a quasi one-dimensional channel, and due to a multi-gate transistor, the drain conductance is prevented from being increased in a non-linear manner, whereby a superior third-order distortion characteristic can be obtained.

These and other advantages of the present invention will become apparent to those skilled in

the art upon reading and understanding the following detailed description with reference to the accompanying figures.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1A is a plan view showing an FET in a first example according to the invention.

Figure 1B is a cross-sectional view taken along line A-A' in Figure 1A.

Figure 1C is a cross-sectional view taken along line B-B' in Figure 1A.

Figure 1D is a plan view showing a two-dimensional electron gas layer of the FET of the first example.

Figures 1E through 1G are cross-sectional views for illustrating a fabricating procedure of the FET of the first example according to the invention.

Figure 2 shows a gain and a noise figure of a high frequency amplifier in which the FET of the first example is incorporated.

Figure 3A is a plan view showing an FET in a second example according to the invention.

Figure 3B is a cross-sectional view taken along line A-A' in Figure 3A.

Figure 3C is a cross-sectional view showing another gate electrode structure for the second example.

Figures 4A through 4D are cross sectional views for illustrating a fabricating procedure of the FET of the second example according to the invention.

Figure 5 shows a gain and a noise figure of a high frequency amplifier in which the FET of the second example is incorporated.

Figure 6A is a plan view showing an FET in a third example according to the invention.

Figure 6B is a cross-sectional view taken along line A-A' in Figure 6A.

Figure 6C is a cross-sectional view showing another gate electrode structure for the third example.

Figures 7A through 7D are cross sectional views for illustrating a fabricating procedure of the FET of the third example according to the invention.

Figure 8 shows a gain and a noise figure of a high frequency amplifier in which the FET of the third example is incorporated.

Figure 9A is a plan view showing an FET in a fourth example according to the invention.

Figure 9B is a cross sectional view taken along line A-A' in Figure 9A.

Figure 10 shows a gain and a noise figure of a high frequency amplifier in which the FET of the fourth example is incorporated.

Figure 11 shows an input/output characteristic of the high frequency amplifier.

Figure 12 is a plan view showing an FET in a fifth example according to the invention.

Figure 13A is a cross-sectional view taken along line A-A' in Figure 12.

Figure 13B is a cross-sectional view taken along line B-B' in Figure 12.

Figure 14 shows an input/output characteristic of a high frequency amplifier in which the FET of the fifth example is incorporated.

Figure 15A is a plan view showing an FET in a sixth example according to the invention.

Figure 15B is a cross-sectional view taken along line A-A' in Figure 15A.

Figure 16 is a energy band diagram under the gate electrode in the sixth example.

Figure 17 shows a gain and a noise figure of a high frequency amplifier in which the FET of the sixth example is incorporated.

Figure 18 shows an input/output characteristic of the high frequency amplifier.

Figure 19 is a plan view showing an FET in a seventh example according to the invention.

Figure 20A is a cross-sectional view taken along line A-A' in Figure 19.

Figure 20B is a cross-sectional view taken along line B-B' in Figure 19.

Figure 21 is a energy band diagram under the gate electrode in the seventh example.

Figure 22 shows an input/output characteristic of a high frequency amplifier in which the FET of this example is incorporated.

Figure 23A is a plan view showing an FET in an eighth example according to the invention.

Figure 23B is a cross-sectional view taken along line A-A' in Figure 23A.

Figure 24 shows diode characteristics of the FET of the eighth example.

Figure 25A is a plan view showing an FET in a ninth example according to the invention.

Figure 25B is a cross-sectional view taken along line A-A' in Figure 25A.

Figure 26 shows an energy band diagram under the gate electrode of the FET of the eighth example.

Figure 27 shows diode characteristics of the FET of the ninth example.

Figure 28A is a plan view showing an FET in a tenth example according to the invention.

Figure 28B is a cross-sectional view taken along line A-A' in Figure 28A.

Figure 29A is a circuit diagram for illustrating the operation of the FET of the tenth example.

Figure 29B is an equivalent circuit of the FET of the tenth example.

Figure 29C shows a V_{ds} - I_{ds} characteristic of the FET of the tenth example.

Figure 30 shows an input-output characteristic of a high frequency amplifier in which the FET of

the tenth example is incorporated.

Figure 31A is a plan view showing a conventional stripe-channel HEMT.

Figure 31B is a cross-sectional view taken along line A-A' in Figure 31A.

Figure 31C is a cross-sectional view taken along line B-B' in Figure 31A.

Figure 31D is a plan view of a two-dimensional electron gas layer in the conventional stripe-channel HEMT.

Figure 32 is an energy band diagram of the conventional stripe-channel HEMT.

Figures 33A through 33C are cross-sectional views illustrating a fabrication method of the conventional stripe-channel HEMT.

Figures 34A and 34B show the V_{gs} -gm characteristic and the V_{ds} - I_{ds} characteristic of the conventional stripe-channel HEMT.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Example 1

Referring to Figures 1A through 1D, a first example of the invention will be described. Figure 1A is a plan view showing a main portion of on FET of the first example. Figures 1B and 1C are cross-sectional views taken along lines A-A' and B-B' in Figure 1A. Figure 1D is a plan view showing a two-dimensional electron gas layer in the FET of the first example.

First, the structure of the FET of the first example according to the invention is described. On the upper face of a semi-insulating GaAs substrate 101, a semiconductor layered structure 180 is formed. The semiconductor layered structure 180 includes: an i-GaAs layer 102 (thickness: 500 nm) to which impurities are substantially not doped; an $i\text{-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 103 (thickness: 2 nm) which is formed on the i-GaAs layer 102 and to which impurities are substantially not doped; and an $n\text{-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104 (thickness: 100 nm) which is formed on the $i\text{-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 103 and to which silicon is doped as n-type impurities at a concentration of $2 \times 10^{17}/\text{cm}^3$. The i-GaAs layer 102 serves as a channel layer and the $n\text{-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104 serves as an electron supplying layer. The impurities doped into the $n\text{-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104 are ionized, and electrons are supplied to the i-GaAs layer 102. In order to sufficiently spatially separate the electrons from the ionized impurities, the $i\text{-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 103 is interposed between the i-GaAs layer 102 and the $n\text{-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104. The supplied electrons are accumulated in the i-GaAs layer 102 in the vicinity of the interface between the i-GaAs layer 102 and the $i\text{-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 103, so as to form a two-dimensional electron

gas layer 170. The two-dimensional electron gas layer 170 essentially functions as a channel.

On the semiconductor layered structure 180, a source electrode 210 and a drain electrode 211 which is apart from the source electrode 210 by 1.5 μm in a first direction are formed. The upper face of the semiconductor layered structure 180 has a plurality of recesses 111 arranged along a second direction which is substantially perpendicular to the first direction. By the recesses 111, a plurality of ridges 110 are formed. A gate electrode 201 is formed along the second direction on top and side faces of the ridges 110 and bottom faces of the recesses 111. The gate length L_g is 0.3 μm . In the first direction, each recess is defined by one side thereof which is set apart from the gate electrode 201 to the drain electrode 211 by a distance $L_d = 0.8 \mu\text{m}$, and the other side thereof which is set apart from the gate electrode 201 to the source electrode 210 by a distance $L_s = 0.3 \mu\text{m}$. In the second direction, each recess has a length $L_r = 1.0 \mu\text{m}$. The depth of each recess is measured from the surface of the semiconductor layered structure 180. The depth of each recess which is thus measured is 200 nm, so that the recess divides the two-dimensional electron gas layer 170 in the i-GaAs layer 102.

As is shown in Figures 1C and 1D, the two-dimensional electron gas layer 170 of the FET having the above structure is constituted of a first channel region 171, a second channel region 172, a third channel region 173, a fourth channel region 174, and a plurality of stripe-like middle channel regions 175. The first channel region 171 is positioned directly under the source electrode 210. The second channel region 172 is positioned directly under the drain electrode 211. The third channel region 173 is adjacent to the first channel region 171 and is not formed directly under the gate electrode 201. The fourth channel region 174 is adjacent to the second channel region 172 and not formed directly under the gate electrode 201. The plurality of stripe-like middle channel regions 175 connect the third channel region 173 to the fourth channel region 174. The plurality of stripe-like middle channel regions 175 is included in the corresponding ridges 110, respectively. The width of the stripe-like middle channel region 175 in the ridge 110 is 0.2 μm . The effective gate width W_g of the FET is determined by the number of the formed ridges 110.

The operation of the FET having the above stripe-channel structure is described below. The FET of this example has the threshold voltage (V_{th}) of -0.1 V. The FET of this example normally applies a positive bias voltage V_{ds} between the drain and the source, and a negative bias voltage V_{gs} between the gate and the source. The density of

two-dimensional electrons in the stripe-like middle channel regions 175 formed in the i-GaAs layer 102 is controlled by a voltage V_{gs} applied to the gate electrode 201. In the stripe channel having a width of about 0.2 μm in this example, the quasi one-dimensional effect is attained only under the gate electrode 201. Therefore, the third and fourth channel regions 173 and 174 are not required to have a stripe shape. With the above structure, the source resistance and the drain resistance can be reduced, whereby the transconductance is improved and a superior high frequency characteristic can be obtained. Figure 2 shows a gain (G_a) and a noise figure (NF) of a high frequency amplifier in which the FET of this example is incorporated. When compared with the conventional stripe-channel HEMT, G_a is improved by about 0.3 dB, and NF is improved by about 0.15 dB.

In this example, in the first direction, each recess is defined by one side thereof which is set apart from the gate electrode 201 to the drain electrode 211 by a distance $L_d = 0.8 \mu\text{m}$, and by the other side thereof which is set apart from the gate electrode 201 to the source electrode 210 by a distance $L_s = 0.3 \mu\text{m}$. As described above, when only the channel region directly under the gate electrode 201 is formed so as to have a stripe shape, the quasi one dimensional effect can be obtained. Accordingly, the values of L_d and L_s can be made smaller than those mentioned above.

Next, referring to Figures 1E to 1G, a method of fabricating the FET of the first example is described.

On an upper face of a semi-insulating GaAs substrate 101, an i-GaAs layer 102 (thickness: 500 nm) to which impurities are substantially not doped; an $\text{i-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 103 (thickness: 2 nm) to which impurities are substantially not doped; and an $\text{n-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104 (thickness: 100 nm) to which silicon is doped as n-type impurities at a concentration of $2 \times 10^{17}/\text{cm}^3$ are successively deposited. These semiconductor layers are successively formed using an epitaxial growth method such as MOCVD or MBE. The i-GaAs layer 102 may include n-type impurities with low concentration.

Thereafter, a resist pattern 400 is formed on the $\text{n-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104, and part of the semiconductor layers is etched so as to reach the semi-insulating GaAs substrate 101 from the surface of the $\text{n-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104 for isolating elements from each other. After removing the resist pattern 400, a source electrode 210 and a drain electrode 211 made of two layers of gold-germanium alloy (thickness: 130 nm) and nickel (thickness: 40 nm) are formed. Next, an alloy process is performed so as to form an ohmic contact (not shown).

Then, a resist pattern 401 is formed on the $n\text{-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104. The width 411 of the resist pattern 401 for forming ridges 111 is set to be 0.6 μm . An etching process is performed from the surface of the $n\text{-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104 to the depth of 200 nm using the resist pattern 401 as a mask, so as to remove part of the semiconductor layers. By performing an isotropic etching with a solution which contains tartaric acid and hydrogen peroxide, the semiconductor layers under the resist pattern 401 are partially etched, so that the width of the formed ridge is about 0.2 μm .

To the surface of the semi-insulating GaAs substrate 101 on which the ridges are formed, a resist is applied. Then, a gate electrode pattern (not shown) having a width of 0.2-0.3 μm is formed by an electron beam exposure method or a phase shift method. Then, on the entire face of the resist pattern, a three-layer metal film of titanium (thickness: 50 nm) and platinum (thickness: 50 nm) and gold (thickness: 200 nm) is deposited, and a gate electrode 201 is formed by a lift-off technique.

Example 2

Referring to Figures 3A and 3B, a second example of the invention will be described. Figure 3A is a plan view showing a main portion of an FET of the second example. Figure 3B is a cross-sectional view taken along line A-A' in Figure 3A. In these figures, portions where a source electrode and a drain electrode are formed are omitted, but the portions are the same as those in the above-described conventional stripe-channel HEMT where the source electrode and the drain electrode are formed.

First, the structure of the FET of the second example according to the invention is described. On the upper face of a semi-insulating GaAs substrate 101, a semiconductor layered structure 180 is formed. The semiconductor layered structure 180 includes: an $i\text{-GaAs}$ layer 102 (thickness: 500 nm) to which impurities are substantially not doped; an $i\text{-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 103 (thickness: 2 nm) which is formed on the $i\text{-GaAs}$ layer 102 and to which impurities are substantially not doped; and an $n\text{-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104 (thickness: 100 nm) which is formed on the $i\text{-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 103 and to which silicon is doped as n-type impurities at a concentration of $2 \times 10^{17}/\text{cm}^3$. The $i\text{-GaAs}$ layer 102 serves as a channel layer and the $n\text{-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104 serves as an electron supplying layer. The impurities doped into the $n\text{-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104 are ionized, and electrons are supplied to the $i\text{-GaAs}$ layer 102. In order to sufficiently spatially separate the electrons from the ionized impurities, the $i\text{-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 103 is interposed between the $i\text{-GaAs}$ layer 102 and the

$n\text{-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104. The supplied electrons are accumulated in the $i\text{-GaAs}$ layer 102 in the vicinity of the interface between the $i\text{-GaAs}$ layer 102 and the $i\text{-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 103, so as to form a two-dimensional electron gas layer 170. The two-dimensional electron gas layer 170 essentially functions as a channel.

The upper face of the semiconductor layered structure 180 has a plurality of recesses 111. The recesses 111 are formed to reach the source and the drain electrodes (not shown). The recesses 111 have a depth of 200 nm measured from the surface of the semi-conductor layered structure 180 in order to divide the two-dimensional electron gas layer 170 in the $i\text{-GaAs}$ layer 102. By the recesses 111, a plurality of ridges 110 are formed. Each of the recesses 111 is filled with a silicon oxide film 500.

Each of the ridges 110 includes a stripe-shaped two-dimensional electron gas layer 170. The plan structure of a channel is the same as that of the conventional stripe-channel HEMT shown in Figure 31C. The width of the stripe-shaped two-dimensional electron gas layer 170 included in each of the ridges 110 is 0.2 μm . The effective gate width W_g of the FET is determined by the number of the formed ridges 110.

A plurality of gate electrodes 201 are formed along the second direction on top and side faces of the ridges 110. An interconnection 202 is formed on the gate electrodes 201 for connecting them to each other.

The FET of the second example is different in the gate electrode structure from the conventional stripe-channel HEMT. In this example, the gate electrode is not formed on the bottom face of the recess 111. In this example, the interconnection 202 of gold having a low resistance is formed for connecting the gate electrodes 201 on the ridges 111 to each other. With such a gate electrode structure, the gate resistance can be reduced. Moreover, the capacitance between the gate and the source (C_{gs}) and the capacitance between the gate and the drain (C_{gd}) can be reduced by about 20% as compared with the conventional stripe-channel HEMT.

Figure 5 shows a gain (G_a) and a noise figure (NF) of a high frequency amplifier in which the FET of this example is incorporated. When compared with the conventional stripe-channel HEMT, G_a is improved by about 0.1 dB, and NF is improved by about 0.15 dB.

In this example, the gate electrode 201 is formed on the top and side faces of the ridge 110. Alternatively, as is shown in Figure 3C, the gate electrode 201 may be formed only on the top face of the ridge 110. Alternatively, the gate electrode structure in this example may be applied to the

FET of the first example.

Next, referring to Figures 4A to 4D, a method of fabricating the FET of the second example is described.

On an upper face of a semi-insulating GaAs substrate 101, an i-GaAs layer 102 (thickness: 500 nm) to which impurities are substantially not doped; an $\text{i-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 103 (thickness: 2 nm) to which impurities are substantially not doped; and an $\text{n-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104 (thickness: 100 nm) to which silicon is doped as n-type impurities at a concentration of $2 \times 10^{17}/\text{cm}^3$ are successively deposited. These semiconductor layers are successively formed using an epitaxial growth method such as MOCVD or MBE. In the i-GaAs layer 102 may include n-type impurities at a low concentration.

Thereafter, a resist pattern 400 is formed on the $\text{n-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104, and part of the semiconductor layers is etched to reach the semi-insulating GaAs substrate 101 from the surface of the $\text{n-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104 for isolating elements from each other. After removing the resist pattern 400, a source electrode 210 and a drain electrode 211 made of two layers of gold-germanium alloy (thickness: 130 nm) and nickel (thickness: 40 nm) are formed. Next, an alloy process is performed so as to form an ohmic contact (not shown).

Then, a resist pattern 401 is formed on the $\text{n-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104. The width 411 of the resist pattern 401 for forming ridges 111 is set to be 0.6 μm . An etching process is performed from the surface of the $\text{n-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104 to the depth of 200 nm using the resist pattern 401 as a mask, so as to remove part of the semiconductor layers. By performing an isotropic etching with a solution which contains tartaric acid and hydrogen peroxide, the semiconductor layers under the resist pattern 401 are partially etched, so that the width of the formed ridge is about 0.2 μm .

To the surface of the semi-insulating GaAs substrate 101 on which the ridges are formed, a resist is applied. Then, a gate electrode pattern 402 having a gate length of 0.2-0.3 μm is formed by an electron beam exposure method or a phase shift method. Then, on the entire face of the resist pattern, a three-layer metal film of titanium (thickness: 50 nm) and platinum (thickness: 50 nm) and gold (thickness: 200 nm) is deposited, and a gate electrode 201 is formed by a lift-off technique.

Then, a silicon oxide film is deposited on the entire surface of the substrate so as to fill the recesses 110. The silicon oxide film is etched to expose the surface of the gate electrode 201 by an etch back method, whereby the recesses 110 are filled with the silicon oxide films 500.

Again, a resist pattern is formed on the silicon oxide films 500 and on the gate electrode 201

covering the ridges 111. Then, gold (thickness: 200 nm) is deposited, and the interconnection 202 is formed by the lift-off technique.

Example 3

Referring to Figures 6A and 6B, a third example of the invention will be described. Figure 6A is a plan view showing a main portion of an FET of the third example. Figure 6B is a cross-sectional view taken along line A-A' in Figure 6A. In these figures, portions where a source electrode and a drain electrode are formed are omitted, but the portions are the same as those in the above-described conventional stripe-channel HEMT where the source electrode and the drain electrode are formed.

First, the structure of the FET of the third example according to the invention is described. On the upper face of a semi-insulating GaAs substrate 101, a semiconductor layered structure 180 is formed. The semiconductor layered structure 180 includes: an i-GaAs layer 102 (thickness: 500 nm) to which impurities are substantially not doped; an $\text{i-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 103 (thickness: 2 nm) which is formed on the i-GaAs layer 102 and to which impurities are substantially not doped; and an $\text{n-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104 (thickness: 100 nm) which is formed on the $\text{i-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 103 and to which silicon is doped as n-type impurities at a concentration of $2 \times 10^{17}/\text{cm}^3$. The i-GaAs layer 102 serves as a channel layer and the $\text{n-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104 serves as an electron supplying layer. The impurities doped into the $\text{n-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104 are ionized, and electrons are supplied to the i-GaAs layer 102. In order to sufficiently spatially separate the electrons from the ionized impurities, the $\text{i-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 103 is interposed between the i-GaAs layer 102 and the $\text{n-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104. The supplied electrons are accumulated in the i-GaAs layer 102 in the vicinity of the interface between the i-GaAs layer 102 and the $\text{i-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 103, so as to form a two-dimensional electron gas layer 170. The two-dimensional electron gas layer 170 essentially functions as a channel.

The upper face of the semiconductor layered structure 180 has a plurality of recesses 111. The recesses 111 are formed so as to reach the source and the drain electrodes (not shown). The recesses 111 have a depth of 200 nm measured from the surface of the semiconductor layered structure 180 in order to divide the two-dimensional electron gas layer 170 in the i-GaAs layer 102. By the recesses 111, a plurality of ridges 110 are formed.

Each of the ridges 110 includes a stripe-shaped two-dimensional electron gas layer 170. The plan structure of a channel is the same as that of the conventional stripe-channel HEMT shown in

Figure 31C. The width of the stripe-shaped two-dimensional electron gas layer 170 included in each of the ridges 110 is 0.2 μm . The effective gate width W_g of the FET is determined by the number of the formed ridges 110.

A plurality of gate electrodes 201 are formed along the second direction on top and side faces of the ridges 110. An interconnection 202 is formed on the gate electrodes 201 for connecting them to each other.

The FET of the third example is different in the gate electrode structure from the conventional stripe-channel HEMT. In this example, the gate electrode is not formed on the bottom face of the recess 111. In this example, the interconnection 202 of gold having a low resistance is formed for connecting the gate electrodes 201 on the ridges 111 to each other. Moreover, the silicon oxide film 500 in the second example is not formed, but a vacant portion 195 is provided. By using a gate electrode structure with such an air bridge, the capacitance between the gate and the source (C_{gs}) and the capacitance between the gate and the drain (C_{gd}) can be reduced by about 20% as compared with the conventional stripe-channel HEMT.

Figure 8 shows a gain (G_a) and a noise figure (NF) of a high-frequency amplifier in which the FET of this example is incorporated. When compared with the conventional stripe-channel HEMT, G_a is improved by about 0.1 dB, and NF is improved by about 0.1 dB.

In this example, the gate electrode 201 is formed on the top and side faces of the ridge 110. Alternatively, as is shown in Figure 6C, the gate electrode 201 may be formed only on the top face of the ridge 110. Alternatively, the gate electrode structure in this example may be applied to the FET of the first example.

Next, referring to Figures 7A to 7D, a method of fabricating the FET of the third example is described.

On an upper face of a semi-insulating GaAs substrate 101, an i-GaAs layer 102 (thickness: 500 nm) to which impurities are substantially not doped; an $\text{i-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 103 (thickness: 2 nm) to which impurities are substantially not doped; and an $\text{n-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104 (thickness: 100 nm) to which silicon is doped as n-type impurities at a concentration of $2 \times 10^{17}/\text{cm}^3$ are successively deposited. These semiconductor layers are successively formed using an epitaxial growth method such as MOCVD or MBE. In the i-GaAs layer 102 may include n-type impurities at low concentration.

Thereafter, a resist pattern 400 is formed on the $\text{n-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104, and part of the semiconductor layers is etched to reach the semi-insulating GaAs substrate 101 from the surface of the

$\text{n-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104 for isolating elements from each other. After removing the resist pattern 400, a source electrode 210 and a drain electrode 211 made of two layers of gold-germanium alloy (thickness: 130 nm) and nickel (thickness: 40 nm) are formed. Next, an alloy process is performed so as to form an ohmic contact (not shown).

Then, a resist pattern 401 is formed on the $\text{n-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104. The width 411 of the resist pattern 401 for forming ridges 111 is set to be 0.6 μm . An etching process is performed from the surface of the $\text{n-Al}_{0.3}\text{Ga}_{0.7}\text{As}$ layer 104 to the depth of 200 nm using the resist pattern 401 as a mask, so as to remove part of the semiconductor layers. By performing an isotropic etching with a solution which contains tartaric acid and hydrogen peroxide, the semiconductor layers under the resist pattern 401 are partially etched, so that the width of the formed ridge is about 0.2 μm .

To the surface of the semi-insulating GaAs substrate 101 on which the ridges are formed, a resist is applied. Then, a gate electrode pattern 402 having a gate length of 0.2-0.3 μm is formed by an electron beam exposure method or a phase shift method. Then, on the entire face of the resist pattern, a three-layer metal film of titanium (thickness: 50 nm) and platinum (thickness: 50 nm) and gold (thickness: 200 nm) is deposited, and a gate electrode 201 is formed by a lift-off technique.

Then, a resist is deposited on the entire surface of the substrate so as to fill the recesses 110. The resist is etched to expose the surface of the gate electrode 201 by an etch back method, whereby the recesses 110 are filled with the resist pattern 403.

Again, a resist pattern is formed on the resist pattern 403 and on the gate electrode 201 covering the ridges 111. Then, gold (thickness: 300 nm) is deposited, and the interconnection 202 is formed by the lift-off technique.

Example 4

Referring to Figures 9A and 9B, a fourth example of the invention will be described. Figure 9A is a plan view showing a main portion of an FET of the fourth example. Figure 9B is a cross-sectional view taken along line A-A' in Figure 9A. In these figures, portions where a source electrode and a drain electrode are formed are omitted, but the portions are the same as those in the above-described conventional stripe-channel HEMT where the source electrode and the drain electrode are formed.

First, the structure of the FET of the fourth example according to the invention is described. On the upper face of a semi-insulating GaAs substrate 101, a semiconductor layered structure 180

is formed. The semiconductor layered structure 180 includes: an i-GaAs layer 102 (thickness: 500 nm) to which impurities are substantially not doped; a p-GaAs layer 120 (thickness: 20 nm) which is formed on the i-GaAs layer 102 and to which Mg is doped; and an n-GaAs layer 121 (thickness: 100 nm) which is formed on the p-GaAs layer 120 and to which silicon ($5 \times 10^{17}/\text{cm}^3$) is doped as n-type impurities.

The upper face of the semiconductor layered structure 180 has a plurality of recesses 111. The recesses 111 are formed to reach the i-GaAs layer 102. The recesses 111 have a depth of 200 nm measured from the surface of the semiconductor layered structure 180. By the recesses 111, a plurality of ridges 110 are formed. A gate electrode 201 is formed in a direction perpendicular to a direction along which the ridges 110 extend, on top and side faces of the ridges 110 and bottom faces of the recesses 111.

Each of the ridges 110 includes the n-GaAs layer 121, the p-GaAs layer 120 and the i-GaAs layer 102. The n-GaAs layer 121 serves as a channel. The plan structure of a channel is the same as that of the conventional stripe-channel HEMT shown in Figure 31C. The width of the stripe-shaped n-GaAs layer 121 included in each of the ridges 110 is $0.2 \mu\text{m}$. The effective gate width W_g of the FET is determined by the number of the formed ridges 110.

At the interface between the gate electrode 201 and the n-GaAs layer 121, a Schottky junction is formed, and a depletion layer is formed in part of the n-GaAs layer 121. At the interface between the p-GaAs layer 120 and the n-GaAs layer 121, a pn junction is formed, and depletion layers are formed in part of the p-GaAs layer 120 and in part of the n-GaAs layer 121. Also, due to the junction between the i-GaAs layer 102 and the p-GaAs layer 120, a depletion layer is formed. In Figure 9B, depletion layers 190 formed in the n-GaAs layer 121 and in the i-GaAs layer 102 are shown. In the p-GaAs layer 120, carriers (holes) are wholly depleted by the contact of the n-GaAs layer 121 with the i-GaAs layer 102.

The n-GaAs layer 121 is formed into a ridge shape by the recesses 111, and in the n-GaAs layer 121, the depletion layer 190 is formed. Accordingly, the size of the region in which electrons exist is reduced, and a quasi one-dimensional region 181 serves as a channel. Therefore, the transconductance is improved due to the one-dimensional effect. Since the p-GaAs layer 120 is completely depleted, the leakage current is difficult to be produced, even when the drain-source voltage V_{ds} is increased. Therefore, even when the drain-source voltage V_{ds} increases, the drain conductance is not so increased, and is prevented from

being increased in a nonlinear manner.

Figure 10 shows a gain (G_a) and a noise figure (NF) of a high frequency amplifier in which the FET of this example is incorporated. When compared with the conventional stripe-channel HEMT, G_a is improved by about 0.1 dB, and NF is improved by about 0.1 dB. Figure 11 shows an input/output characteristic of the high frequency amplifier. An output P_{out} and a third-order high frequency wave IM3 obtained for an input P_{in} are plotted. The crossing point of the P_{out} line and the IM3 line is improved by about 9 dB as compared with the conventional stripe-channel HEMT, so that the third-order high frequency wave is difficult to occur even when a large signal is input.

In this example, as in the conventional stripe-channel HEMT, the ridges 110 are formed for connecting the source electrode to the drain electrode. Alternatively, as is described in the first example, the ridges 110 may be formed only directly under the gate electrode 201.

The FET of this example is fabricated by the same method as the fabrication method for the conventional stripe-channel HEMT or the FET of the first example, except for the formation of the semiconductor layered structure 180.

On the upper face of the semi-insulating GaAs substrate 101, the semiconductor layered structure 180 is formed. In the semiconductor layered structure 180, an i-GaAs layer 102 (thickness: 500 nm) to which impurities are substantially not doped; a p-GaAs layer 120 (thickness: 20 nm) to which is Mg is doped; and an n-GaAs layer 121 (thickness: 100 nm) to which silicon is doped as n-type impurities at a concentration of $5 \times 10^{17}/\text{cm}^3$ are successively deposited.

Thereafter, the process for fabricating the FET of this example is the same as that for fabricating the conventional stripe-channel HEMT.

Example 5

Referring to Figures 12, 13A and 13B, a fifth example of the invention will be described. Figure 12 is a plan view showing an FET of the fifth example. Figure 13A is a cross-sectional view taken along line A-A' in Figure 12. Figure 13B is a cross-sectional view taken along line B-B' in Figure 12.

First, the structure of the FET of the fifth example according to the invention is described. On the upper face of a semi-insulating GaAs substrate 101, a semiconductor layered structure 180 is formed. The semiconductor layered structure 180 includes: an i-GaAs layer 102 (thickness: 500 nm) to which impurities are substantially not doped; a p-GaAs layer 120 (thickness: 20 nm) which is formed on the i-GaAs layer 102 and to which Mg is

doped; and an n-GaAs layer 121 (thickness: 100 nm) which is formed on the p-GaAs layer 120 and to which silicon is doped as n-type impurities at a concentration of $5 \times 10^{17}/\text{cm}^3$.

On the n-GaAs layer 121 of the semiconductor layered structure 180, a source electrode 210 and a drain electrode 211 which is set apart from the source electrode 210 by $1.5 \mu\text{m}$ in a first direction are formed. The upper face of the semiconductor layered structure 180 has a plurality of recesses 111. The recesses 111 are formed to reach the i-GaAs layer 102. The recesses 111 have a depth of 200 nm measured from the surface of the semiconductor layered structure 180. By the recesses 111, a plurality of ridges 110 are formed. A gate electrode 201 is formed along a second direction which is substantially perpendicular to the first direction on top and side faces of the ridges 110 and bottom faces of the recesses 111. In part of an outer peripheral portion of the surface area of the semiconductor layered structure 180 which is sandwiched between the source electrode 210 and the drain electrode 211, the p-type GaAs layer 120 is exposed. On the exposed portion of the p-type GaAs layer 120, a p-layer bias electrode 212 is formed. The p-type GaAs layer 120 and the p-layer bias electrode 212 forms an ohmic junction. In order to protect the surface of the FET, a silicon nitride film 501 is formed so as to cover the entire upper face of the semi-insulating GaAs substrate 101. The source electrode 210, the drain electrode 211, the p-layer bias electrode 212, and the gate electrode 201 are connected to a source interconnection 231, a drain interconnection 232, a p-layer bias interconnection 233, and a gate interconnection 230, respectively, via windows 240 formed in the silicon nitride film 501.

Each of the ridges 110 includes the n-GaAs layer 121, the p-GaAs layer 120 and the i-GaAs layer 102. The n-GaAs layer 121 serves as a channel. The plan structure of a channel is the same as that of the conventional stripe-channel HEMT shown in Figure 31C. The width of the stripe-shaped n-GaAs layer 121 included in each of the ridges 110 is $0.2 \mu\text{m}$. The effective gate width W_g of the FET is determined by the number of the formed ridges 110. At the interface between the gate electrode 201 and the n-GaAs layer 121, a Schottky junction is formed, and a depletion layer is formed in part of the n-GaAs layer 121. At the interface between the p-GaAs layer 120 and the n-GaAs layer 121, a pn junction is formed, and depletion layers are formed in part of the p-GaAs layer 120 and in part of the n-GaAs layer 121. Also, due to the junction between the i-GaAs layer 102 and the p-GaAs layer 120, a depletion layer is formed. The depletion layer formed in the n-GaAs layer 121 makes the area in which electrode can

exist in the n-GaAs layer 121 narrower, and a quasi one-dimensional channel region 181 is formed. This example is different from the fourth example in the point where a p-layer bias electrode 212 is provided so as to offer means for applying voltage to the p-GaAs layer 120. By applying a negative voltage to the p-GaAs layer 120, the depletion layer formed in the n-GaAs layer 121 in the vicinity of the interface between the n-GaAs layer 121 and the p-GaAs layer 120 is made larger, so that the quasi one-dimensional channel region 181 is made even more narrower. As a result, a superior one-dimensional effect can be attained. Especially, the leakage current is reduced. Figure 14 shows an input/output characteristic of a high frequency amplifier in which the FET of this example is incorporated, when the voltage of -1.0 V is applied to the p-GaAs layer 120. An output P_{out} and a third-order high frequency wave IM3 obtained for an input P_{in} are plotted. The crossing point of the P_{out} line and the IM3 line is improved by about 12 dB as compared with the conventional stripe-channel HEMT, so that the third-order high frequency wave is difficult to occur even when a large signal is input.

In this example, as in the conventional stripe-channel HEMT, the ridges 110 are formed for connecting the source electrode 210 to the drain electrode 211. Alternatively, as is described in the first example, the ridges 110 may be formed only directly under the gate electrode 201.

The FET of this example is fabricated by the same methods as the methods for fabricating the FET in the first to fourth examples and the method for fabricating the conventional stripe-channel HEMT, except for the formation of the p-layer bias electrode 212 in the p-GaAs layer 120. After separating the elements, part of the semiconductor layered structure 180 is removed by an etching process from the surface of the semiconductor layered structure 180 in order to reach the p-GaAs layer 120. As a result, the region of the p-GaAs layer 120 where the p-layer bias electrode 212 is formed is exposed. When the source electrode 210 and the drain electrode 211 are formed, the p-layer bias electrode 212 is simultaneously formed. In this manner, the p-layer bias electrode 212 can be provided in the p-GaAs layer 120.

Example 6

Referring to Figures 15A and 15B, a sixth example of the invention will be described. Figure 15A is a plan view showing a main portion of an FET of the sixth example. Figure 15B is a cross-sectional view taken along line A-A' in Figure 15A. In these figures, portions where a source electrode and a drain electrode are formed are omitted, but

the portions are the same as those in the above-described conventional stripe-channel HEMT where the source electrode and the drain electrode are formed.

First, the structure of the FET of the sixth example according to the invention is described. On the upper face of a semi-insulating GaAs substrate 101, a semiconductor layered structure 180 is formed. The semiconductor layered structure 180 includes: an i-GaAs layer 102 (thickness: 500 nm) at an impurity concentration of $2 \times 10^{16}/\text{cm}^3$ or less, and to which impurities are substantially not doped; an n-AlGaAs layer 140 (thickness: 50 nm) which is formed on the i-GaAs layer 102 and to which silicon is doped at a concentration of $2 \times 10^{18}/\text{cm}^3$; an n-InGaAs layer 141 (thickness: 10 nm) which is formed on the n-AlGaAs layer 140 and to which silicon is doped at a concentration of $5 \times 10^{17}/\text{cm}^3$; and an n-AlGaAs layer 142 (thickness: 20 nm) which is formed on the n-InGaAs layer 141 and to which silicon is doped at a concentration of $2 \times 10^{18}/\text{cm}^3$. The n-AlGaAs layer 140 and the n-AlGaAs layer 142 are doped with n-type impurities at a high concentration as a first semiconductor layer and a second semiconductor layer, respectively. The n-InGaAs layer 141 serves as a channel layer, and has a smaller bandgap and a lower impurity concentration than those of the n-AlGaAs layer 140 and the n-AlGaAs layer 142.

The upper face of the semiconductor layered structure 180 has a plurality of recesses 111. The recesses 111 are formed so as to reach the i-GaAs layer 102. The recesses 111 have a depth of 200 nm measured from the surface of the semiconductor layered structure 180. By the recesses 111, a plurality of ridges 110 are formed. On top and side faces of the ridges 110 and bottom faces of the recesses 111, a gate electrode 201 is formed along a direction perpendicular to a direction in which the ridges 110 extend.

Each of the ridges 110 includes the n-AlGaAs layer 142, the n-InGaAs layer 141, the n-AlGaAs layer 140 and the i-GaAs layer 102. The n-InGaAs layer 141 serves as a channel. The plan structure of a channel is the same as that of the conventional stripe-channel HEMT shown in Figure 31C. The width of the stripe-shaped n-InGaAs layer 141 included in each of the ridges 110 is $0.2 \mu\text{m}$. The effective gate width W_g of the FET is determined by the number of the formed ridges 110.

Figure 16 is an energy band diagram under the gate electrode according to this example. Due to a double heterostructure formed by the two n-AlGaAs layers 140 and 142 and the n-InGaAs layer 141, electrons are accumulated in the n-InGaAs layer 141 which has a smaller bandgap than the n-AlGaAs layer. The electrons accumulated in the n-InGaAs layer 141 which serves as the channel can

be confined in two directions, i.e., from the upper side and the lower side, so that the increase in leakage current can be prevented even when the voltage between the drain and the source increases. Therefore, if the drain-source voltage V_{ds} increases, the drain conductance is not so increased, and is prevented from being increased in the non-linear manner.

Figure 17 shows a gain (G_a) and a noise figure (NF) of a high frequency amplifier in which the FET of this example is incorporated. When compared with the conventional stripe-channel HEMT, G_a is improved by about 0.2-0.5 dB, and NF is improved by about 0.3-0.6 dB. Figure 18 shows an input/output characteristic of the high frequency amplifier. An output P_{out} and a third-order high frequency wave IM3 obtained for an input P_{in} are plotted. The crossing point of the P_{out} line and the IM3 line is improved by about 7 dB as compared with the conventional stripe-channel HEMT, so that the third-order high frequency wave is difficult to occur even when a large signal is input.

In this example, as in the conventional stripe-channel HEMT, the ridges 110 are formed so as to connect the source electrode 210 to the drain electrode 211. Alternatively, as in the first example, the ridged 110 may be formed only directly under the gate electrode 201. The gate electrode structure may be a structure in which a plurality of gate electrodes 201 and an interconnection 202, the same as described in the second or third example.

Next, a fabrication method for the FET of the sixth example is described. On an upper face of a semi-insulating GaAs substrate 101, an i-GaAs layer 102 (thickness: 500 nm) at an impurity concentration of $2 \times 10^{16}/\text{cm}^3$ or less, and to which impurities are substantially not doped; an n-AlGaAs layer 140 (thickness: 50 nm) to which silicon is doped at a concentration of $2 \times 10^{18}/\text{cm}^3$; an n-InGaAs layer 141 (thickness: 10 nm) to which silicon is doped at a concentration of $5 \times 10^{17}/\text{cm}^3$; and an n-AlGaAs layer 142 (thickness: 20 nm) to which silicon is doped at a concentration of $2 \times 10^{18}/\text{cm}^3$ are successively deposited.

Thereafter, the fabrication process is the same as that for the conventional stripe-channel HEMT.

Example 7

Referring to Figures 19, 20A and 20B, a seventh example of the invention will be described. Figure 19 is a plan view showing an FET of the seventh example. Figure 20A is a cross-sectional view taken along line A-A' in Figure 19. Figure 20B is a cross-sectional view taken along Line B-B' in Figure 19.

First, the structure of the FET of the seventh example according to the invention is described.

On the upper face of a semi-insulating GaAs substrate 101, a semiconductor layered structure 180 is formed. The semiconductor layered structure 180 includes: an i-GaAs Layer 102 (thickness: 500 nm) at an impurity concentration of $2 \times 10^{16}/\text{cm}^3$ or less, and to which impurities are substantially not doped; an n-AlGaAs layer 140 (thickness: 50 nm) which is formed on the i-GaAs layer 102 and to which silicon is doped at a concentration of $2 \times 10^{18}/\text{cm}^3$; an n-InGaAs Layer 141 (thickness: 10 nm) which is formed on the n-AlGaAs layer 140 and to which silicon is doped as n-type impurities at a concentration of $5 \times 10^{17}/\text{cm}^3$; and an n-AlGaAs layer 142 (thickness: 20 nm) which is formed on the n-InGaAs layer 141 and to which silicon is doped at a concentration of $2 \times 10^{18}/\text{cm}^3$. The n-AlGaAs layer 140 and the n-AlGaAs layer 142 are doped with n-type impurities at a high concentration as a first semiconductor layer and a second semiconductor layer, respectively. The n-InGaAs layer 141 serves as a channel layer, and has a smaller bandgap and a lower impurity concentration than those of the n-AlGaAs layer 140 and the n-AlGaAs layer 142.

On the n-AlGaAs layer 142 of the semiconductor layered structure 180, a source electrode 210 and a drain electrode 211 which is apart from the source electrode 210 by $1.5 \mu\text{m}$ in a first direction are formed. The upper face of the semiconductor layered structure 180 has a plurality of recesses 111. The recesses 111 are formed to reach the i-GaAs layer 102. The recesses 111 have a depth of 200 nm measured from the surface of the semiconductor layered structure 180. By the recesses 111, a plurality of ridges 110 are formed. A gate electrode 201 is formed on top and side faces of the ridges 110 and bottom faces of the recesses 111, in a second direction which is substantially perpendicular to the first direction.

Each of the ridges 110 includes the n-AlGaAs layer 142, the n-InGaAs layer 141, the n-AlGaAs layer 140 and the i-GaAs layer 102. The n-InGaAs layer 141 serves as a channel. The plan structure of a channel is the same as that of the conventional stripe-channel HEMT shown in Figure 31C. The width of the stripe-shaped n-InGaAs layer 141 included in each of the ridges 110 is $0.2 \mu\text{m}$. The effective gate width W_g of the FET is determined by the number of the formed ridges 110.

At part of an outer periphery portion of the surface area of the semiconductor layered structure 180 between the source electrode 210 and the drain electrode 211, the n-AlGaAs layer 140 is exposed. On the exposed portion of the n-AlGaAs layer 140, an n-AlGaAs layer bias electrode 212 is formed. The n-AlGaAs layer 140 and the n-AlGaAs layer bias electrode 212 forms an ohmic junction. In order to protect the surface of the FET, a silicon

nitride film 501 is formed so as to cover the entire upper face of the semi-insulating GaAs substrate 101. The source electrode 210, the drain electrode 211, the n-AlGaAs layer bias electrode 212, and the gate electrode 201 are connected to a source interconnection 231, a drain interconnection 232, an n-AlGaAs layer bias interconnection 233, and a gate interconnection 230, respectively, via windows 240 formed in the silicon nitride film 501.

In the FET of this example, as in the sixth example, by using a double heterostructure, electrons are accumulated in the n-InGaAs layer 141. A difference from the sixth example is in that the n-AlGaAs layer 140 is provided with the n-AlGaAs layer bias electrode 212 so as to include means for applying voltage to the n-AlGaAs layer 140. By applying a negative voltage to the n-AlGaAs layer 140, the potential energy of the conductive band (E_c) of the n-AlGaAs layer 140 is increased, as is shown in Figure 21, the electrons are strongly confined in the n-InGaAs layer 140. As a result, the leakage current is reduced. Therefore, if the drain-source voltage V_{ds} increases, the drain conductance is not so increased, and is prevented from being increased in the non-linear manner.

Figure 22 shows a gain (G_a) and a noise figure (NF) of a high frequency amplifier in which the FET of this example is incorporated, when the voltage of -1.0 V is applied to the n-InGaAs layer 140. An output P_{out} and a third-order high frequency wave IM3 obtained for an input P_{in} are plotted. The crossing point of the P_{out} line and the IM3 line is improved by about 10 dB as compared with the conventional stripe-channel HEMT, so that the third-order high frequency wave is difficult to occur even when a large signal is input.

In this example, as in the conventional stripe-channel HEMT, the ridges 110 are formed so as to connect the source electrode 210 to the drain electrode 211. Alternatively, as in the first example, the ridged 110 may be formed only directly under the gate electrode 201. The gate electrode structure may be a structure in which a plurality of gate electrodes 201 and an interconnection 202, the same as described in the second or third example.

The FET of this example can be fabricated by the same method as that for the FET of the fifth example, except for the semiconductor layers of the semiconductor layered structure 180.

Example 8

Referring to Figures 23A and 23B, an eighth example of the invention will be described. Figure 23A is a plan view showing a main portion of an FET of the eighth example. Figure 23B is a cross-sectional view taken along line A-A' in Figure 23A. In these figures, portions where a source electrode

and a drain electrode are formed are omitted, but the portions are the same as those in the above-described conventional stripe-channel HEMT where the source electrode and the drain electrode are formed.

First, the structure of the FET of this example according to the invention is described. On the upper face of a semi-insulating GaAs substrate 101, a semiconductor layered structure 180 is formed. The semiconductor layered structure 180 includes: an i-GaAs layer 102 (thickness: 500 nm) at an impurity concentration of $2 \times 10^{16}/\text{cm}^3$ or less, and to which impurities are substantially not doped; an n-AlGaAs layer 140 (thickness: 50 nm) which is formed on the i-GaAs layer 102 and to which silicon is doped at a concentration of $2 \times 10^{18}/\text{cm}^3$; an n-InGaAs layer 141 (thickness: 10 nm) which is formed on the n-AlGaAs layer 140 and to which silicon is doped as n-type impurities at a concentration of $5 \times 10^{17}/\text{cm}^3$; and an n-AlGaAs layer 142 (thickness: 20 nm) which is formed on the n-InGaAs layer 141 and to which silicon is doped at a concentration of $2 \times 10^{18}/\text{cm}^3$.

The upper face of the semiconductor layered structure 180 has a plurality of recesses 111. The recesses 111 are formed so as to reach the i-GaAs layer 102. The recesses 111 have a depth of 200 nm measured from the surface of the semiconductor layered structure 180. By the recesses 111, a plurality of ridges 110 are formed. Each of the ridges 110 includes the n-AlGaAs layer 142, the n-InGaAs layer 141, the n-AlGaAs layer 140 and the i-GaAs layer 102. The n-InGaAs layer 141 serves as a channel. The plan structure of a channel is the same as that of the conventional stripe-channel HEMT shown in Figure 31C. The width of the stripe-shaped n-InGaAs layer 141 included in each of the ridges 110 is 0.2 μm . The effective gate width W_g of the FET is determined by the number of the formed ridges 110.

At a side face of the ridge 110, side faces of the n-AlGaAs layer 142, the n-InGaAs layer 141, the n-AlGaAs layer 140 and the i-GaAs layer 102 are exposed. In the directions from the exposed sides of the n-InGaAs layer 141 to the inside of the ridge 110, the n-InGaAs layer 141 is removed so as to form side grooves 195 having a depth of 50 nm in the side portions of the ridge 110.

A gate electrode 201 is formed on top and side faces of the ridges 110 and bottom faces of the recesses 111, in a direction perpendicular to a direction in which the gate electrode 201 extends. The gate electrode 231 is not formed in the grooves 195 which are formed in the side portions of the ridges 110. Accordingly, the grooves 195 under the gate electrode 201 are vacant.

In the FET of this example, as in the sixth example, a double heterostructure is used. How-

ever, in the sixth example, the electron density of the n-InGaAs layer 141 is extremely high, so that there arise problems in that the gate breakdown voltage deteriorates, and the leakage current in the reverse direction of the Schottky junction is increased. Moreover, NF is degraded by the leakage current and the bias point is shifted.

In the FET of this example, the grooves 195 are formed in the side portions of the ridges 110, so that the gate electrode is not in contact with the n-InGaAs layer 141. Therefore, the gate breakdown voltage can be improved. The grooves 195 are formed in both the side portions of each of the ridges 110, so that the effective channel length can be reduced to 0.1 μm . If an etching solution with good selectivity and controllability is used, the channel length can be stably reduced to 0.1 μm with good reproducibility, whereby a superior one-dimensional effect can be attained.

Figure 24 shows forward and reverse bias characteristics between the gate and the source of the FET of this example. The gate reverse breakdown voltage is improved by 3 V or more.

In this example, as in the conventional stripe-channel HEMT, the ridges 110 are formed so as to connect the source electrode 210 to the drain electrode 211. Alternatively, as in the first example, the ridged 110 may be formed only directly under the gate electrode 201.

The FET of this example can be fabricated by the same method as that for the FET of the sixth example, except for the formation of the grooves 195 in the side portions of the ridges 110. After forming the ridges in the semiconductor layered structure 180, the n-InGaAs layer 141 can be selectively etched to the direction toward the inside of the respective ridges 110 by using a mixed solution of tartaric acid, hydrogen peroxide, and ammonia. By etching the n-InGaAs layer 141 by 50 nm from the side faces thereof in the direction toward the inside of the ridge 110, the effective channel length L_{ch} can be reduced to 0.1 μm . In this way, the grooves 195 can be formed in the side portions of the ridges 110.

Example 9

Referring to Figures 25A and 25B, a ninth example of the invention will be described. Figure 25A is a plan view showing a main portion of an FET of the ninth example. Figure 25B is a cross-sectional view taken along line A-A' in Figure 25A. In these figures, portions where a source electrode and a drain electrode are formed are omitted, but the portions are the same as those in the above-described conventional stripe-channel HEMT where the source electrode and the drain electrode are formed.

First, the structure of the FET of this example according to the invention is described. On the upper face of a semi-insulating GaAs substrate 101, a semiconductor layered structure 180 is formed. The semiconductor layered structure 180 includes: an i-GaAs layer 102 (thickness: 500 nm) at an impurity concentration of $2 \times 10^{16}/\text{cm}^3$ or less, and to which impurities are substantially not doped; an n-AlGaAs layer 160 (thickness: 50 nm) which is formed on the i-GaAs layer 102 and to which silicon is doped at a concentration of $2 \times 10^{18}/\text{cm}^3$; and an n-GaAs layer 161 (thickness: 10 nm) which is formed on the n-AlGaAs layer 160 and to which silicon is doped as n-type impurities at a concentration of $5 \times 10^{17}/\text{cm}^3$.

Figure 26 shows an energy band diagram under the gate electrode of the FET of this example. The n-AlGaAs layer 160 serves as an electron supplying layer, and a two-dimensional electron gas layer 170 is formed in the i-GaAs layer 102 in the vicinity of the interface between the n-AlGaAs layer 160 and the i-GaAs layer 102.

The upper face of the semiconductor layered structure 180 has a plurality of recesses 111. The recesses 111 are formed to reach the i-GaAs layer 102. The recesses 111 have a depth of 200 nm measured from the surface of the semiconductor layered structure 180. By the recesses 111, a plurality of ridges 110 are formed.

Each of the ridges 110 includes the stripe-shaped two-dimensional electron gas layer 170. The plan structure of a channel is the same as that of the conventional stripe-channel HEMT shown in Figure 31C. The width of the stripe-shaped two-dimensional electron gas layer 170 included in each of the ridges 110 is $0.2 \mu\text{m}$. The effective gate width W_g of the FET is determined by the number of the formed ridges 110.

At a side face of the ridge 110, side faces of the n-GaAs layer 161, the n-AlGaAs layer 160 and the i-GaAs layer 102 are exposed. In the directions from the exposed sides of the n-GaAs layer 161 to the inside of the ridge 110, the n-GaAs layer 161 is removed so as to form side grooves 195 having a depth of 50 nm in the side portions of the ridge 110.

A gate electrode 201 is formed on top and side faces of the ridges 110 and bottom faces of the recesses 111, in a direction perpendicular to a direction in which the gate electrode 201 extends. The gate electrode 201 is not formed in the grooves 195 which are formed in the side portions of the ridges 110. Accordingly, the grooves 195 under the gate electrode 201 are vacant.

In the conventional stripe-channel HEMT, the two-dimensional electron gas layer in the i-GaAs layer is in contact with the gate electrode, so that there arise problems in that the gate breakdown

voltage is deteriorated and that the leakage current in a reverse direction of the Schottky junction is increased. Moreover, NF is degraded by the leakage current and the bias point is shifted.

In the FET of this example, the grooves 195 are formed in the side portions of the ridges 110, so that the width L_{ch}' of the n-AlGaAs layer 160 as the electron supplying layer is made smaller than the width L_{ch} of the ridge 110. The two-dimensional electron gas layer 170 formed in the i-GaAs layer 102 is restricted by the ionized impurities generated in the n-AlGaAs layer 160, so that the two-dimensional electron gas layer 170 is formed only under the n-AlGaAs layer 160. Therefore, the two-dimensional electron gas is not in contact with the gate electrode 201. Accordingly, the gate breakdown voltage is improved. The grooves 195 are formed in both the side portions of each of the ridges 110, so that the effective channel length can be reduced to $0.1 \mu\text{m}$. If an etching solution with good selectivity and controllability is used, the channel length can be stably reduced to $0.1 \mu\text{m}$ with good reproducibility, whereby a superior one-dimensional effect can be attained.

Figure 27 shows forward and reverse bias characteristics between the gate and the source of the FET of this example. The gate reverse breakdown voltage is improved by 3 V or more.

In this example, as in the conventional stripe-channel HEMT, the ridges 110 are formed so as to connect the source electrode (not shown) to the drain electrode (not shown). Alternatively, as in the first example, the ridges 110 may be formed only directly under the gate electrode 201.

The FET of this example can be fabricated by the same method as that for the FET of the sixth example, except for the formation of the grooves 195 in the side portions of the ridges 110. After forming the ridges in the semiconductor layered structure 180, the n-AlGaAs layer 160 can be selectively etched to the direction toward the inside of the respective ridges 110 by using a mixed solution of tartaric acid, hydrogen peroxide, and ammonia. By etching the n-AlGaAs layer 160 by $0.1 \mu\text{m}$ from the side faces thereof in the direction toward the inside of the ridges 110, the effective channel length L_{ch}' can be reduced to $0.1 \mu\text{m}$. In this way, the grooves 195 can be formed in the side portions of the ridges 110.

Example 10

Referring to Figure 28A and 28B, a tenth example of the invention will be described. Figure 28A is a plan view showing a main portion of an FET of the tenth example. Figure 28B is a cross-sectional view taken along line A-A' in Figure 28A.

First, the structure of the FET of this example according to the invention is described. On the upper face of a semi-insulating GaAs substrate 101, a semiconductor layered structure 180 is formed. The semiconductor layered structure 180 includes: an i-GaAs layer 102 (thickness: 500 nm) at an impurity concentration of $2 \times 10^{16}/\text{cm}^3$ or less, and to which impurities are substantially not doped; an n-AlGaAs layer 140 (thickness: 50 nm) which is formed on the i-GaAs layer 102 and to which silicon is doped at a concentration of $2 \times 10^{18}/\text{cm}^3$; an n-InGaAs layer 141 (thickness: 10 nm) which is formed on the n-AlGaAs layer 140 and to which silicon is doped as n-type impurities at a concentration of $5 \times 10^{17}/\text{cm}^3$; and an n-AlGaAs layer 142 (thickness: 20 nm) which is formed on the n-InGaAs layer 141 and to which silicon is doped at a concentration of $2 \times 10^{18}/\text{cm}^3$.

The upper face of the semiconductor layered structure 180 has a plurality of recesses 111. The recesses 111 are formed so as to reach the i-GaAs layer 102. The recesses 111 have a depth of 200 nm measured from the surface of the semiconductor layered structure 180. By the recesses 111, a plurality of ridges 110 are formed.

Each of the ridges 110 includes the n-AlGaAs layer 142, the n-InGaAs layer 141, the n-AlGaAs layer 140 and the i-GaAs layer 102. The n-InGaAs layer 141 serves as a channel. The plan structure of a channel is the same as that of the conventional stripe-channel HEMT shown in Figure 31c. The width of the stripe-shaped n-InGaAs layer 141 included in each of the ridges 110 is 0.2 μm . The effective gate width W_g of the FET is determined by the number of the formed ridges 110.

A first gate electrode 201 and a second gate electrode 203 are formed in a direction which is substantially perpendicular to a direction in which the ridges 110 extend on top and side faces of the ridges 110 and bottom faces of the recesses 111. In order to protect the surface of the FET, a silicon nitride film 501 is formed so as to cover the entire upper face of the semi-insulating GaAs substrate 101. The source electrode 210, the drain electrode 211, the first gate electrode 201, and the second gate electrode 203 are connected to a source interconnection 231, a drain interconnection 232, a first gate interconnection 230, and a second gate interconnection 235, respectively, via windows 240 formed in the silicon nitride film 501.

The FET of this example has a channel having a double heterostructure shown in the sixth example. Due to the double heterojunction formed by the AlGaAs layer and the InGaAs layer, electrons are accumulated in the InGaAs layer which has a smaller bandgap than the AlGaAs layer. The electrons accumulated in the n-InGaAs layer 141 as a channel can be confined in the two directions, i.e.,

from the upper side and the lower side, so that the leakage current can be prevented from being increased, even when the voltage between the drain and the source increases. Therefore, if the drain-source voltage V_{ds} is increased, the drain conductance is not so increased and is prevented from being increased in the non-linear manner.

Figure 29A is a circuit diagram for describing the operation of the FET according to this example. Figure 29B is an equivalent circuit of the FET of this example. In a dual-gate FET 301 shown in Figure 29A, a drain is connected to a power supply 306, and a source is grounded. To a first gate, a bias power supply 307 is connected. To a second gate, a bias power supply 308 is connected. In a first FET 302 shown in Figure 29B, a source is grounded, and a drain is connected to a source of a second FET 303. In a second FET 303 shown in Figure 29B, a drain is connected to a power supply 306. To a gate of the first FET 302, the bias power supply 307 is connected. To a gate of the second FET 303, the bias power supply 308 is connected. The potential of the drain of the first FET 302 is represented by VA.

In the dual-gate FET 301 shown in Figure 29A, the first FET 302 and the second FET 303 are connected in series, as is shown in Figure 29B. The potential V_{g1} of the bias power supply 307 and the potential V_{g2} of the bias power supply 308 are both fixed, and the potential V_d of the power supply 306 is increased. Because the potential V_{g1} is fixed, the current flowing through the second FET 303 can increase only by the increase due to the drain conductance. Therefore, the current flowing through the second FET 303 cannot increase, either. Because the potential V_{g2} is fixed, the potential VA is substantially constant in order to maintain the potential between the gate and the source of the second FET 303. Accordingly, the voltage between the drain and the source of the first FET 302 does not substantially vary. As a result, the variation in current flowing through the first FET 302 and the drain conductance of a dual-gate FET is much smaller than that of a single-gate FET.

Figure 29C is a V_{ds} - I_{ds} characteristic of the FET of this example. As is seen from Figure 29C, when compared with the conventional stripe-channel HEMT, the drain conductance characteristic of the FET of this example is greatly improved.

Figure 30 shows an input-output characteristic of a high frequency amplifier in which the FET of this example is incorporated. An output P_{out} and a third-order high frequency wave IM3 obtained for an input P_{in} are plotted. The crossing point of the P_{out} line and the IM3 line is improved by about 12 dB as compared with the conventional stripe-channel HEMT, so that the third-order high frequency wave is difficult to occur even when a large signal

is input.

In this example, as in the conventional stripe-channel HEMT, the ridges 110 are formed so as to connect the source electrode 210 to the drain electrode 211. Alternatively, as in the first example, the ridged 110 may be formed only directly under the gate electrode 201. The gate electrode structure may be a structure in which a plurality of gate electrodes 201 and an interconnection 202, the same as described in the second or third example. Moreover, as is described in the eighth example, grooves 195 may be formed in the side portions of the ridges 110, so that the gate electrode 201 may not be in contact with the n-InGaAs layer 141.

The FET of this example can be fabricated by the same method as that for the FET of the sixth example, and a plurality of gate electrodes are formed.

Various other modifications will be apparent to and can be readily made by those skilled in the art without departing from the scope and spirit of this invention. Accordingly, it is not intended that the scope of the claims appended hereto be limited to the description as set forth herein, but rather that the claims be broadly construed.

Claims

1. A field effect transistor comprising:
 - a semiconductor substrate having at least an upper face;
 - a semiconductor layered structure, formed on said upper face of said semiconductor substrate, said semiconductor layered structure including a channel layer;
 - a source electrode formed on said semiconductor layered structure;
 - a drain electrode formed on said semiconductor layered structure at a position apart from said source electrode in a first direction by a prescribed distance; and
 - a gate electrode, formed on said semiconductor layered structure between said source electrode and said drain electrode,
 - wherein said channel layer includes:
 - a first channel region positioned directly under said source electrode;
 - a second channel region positioned directly under said drain electrode;
 - a third channel region which is adjacent to said first channel region and which is not positioned directly under said gate electrode;
 - a fourth channel region which is adjacent to said second channel region and which is not positioned directly under said gate electrode; and
 - a plurality of stripe-like middle channel regions for connecting said third channel region

to said fourth channel region.

2. A field effect transistor according to claim 1,
 - wherein said semiconductor layered structure includes a plurality of recesses arranged in a second direction which is substantially perpendicular to said first direction, and a plurality of stripe-like ridges interposed between said plurality of recesses,
 - wherein said plurality of recesses are positioned between said third channel region and said fourth channel region, and
 - wherein each of said stripe-like ridges includes a corresponding one of said plurality of stripe-like middle channel regions.
3. A field effect transistor comprising:
 - a semiconductor substrate having at least an upper face;
 - a semiconductor layered structure, formed on said upper face of said semiconductor substrate, said semiconductor layered structure including a channel layer;
 - a source electrode formed on said semiconductor layered structure;
 - a drain electrode formed on said semiconductor layered structure at a position apart from said source electrode in a first direction by a prescribed distance; and
 - a gate electrode, formed on said semiconductor layered structure between said source electrode and said drain electrode,
 - wherein said channel layer includes:
 - a first channel region connected to said source electrode;
 - a second channel region connected to said drain electrode; and
 - a plurality of stripe-like middle channel regions for connecting said first channel region to said second channel region,
 - wherein said semiconductor layered structure includes a plurality of recesses arranged in a second direction which is substantially perpendicular to said first direction, and a plurality of stripe-like ridges interposed between said plurality of recesses,
 - wherein said plurality of recesses are positioned between said first channel region and said second channel region, and
 - wherein each of said stripe-like ridges includes a corresponding one of said plurality of stripe-like middle channel regions.
4. A field effect transistor according to claim 2,
 - wherein said semiconductor layered structure includes said channel layer to which no impurity is doped, and an electron supplying layer formed on said channel layer.

5. A field effect transistor according to claim 3, wherein said semiconductor layered structure includes said channel layer to which no impurity is doped, and an electron supplying layer formed on said channel layer. 5
6. A field effect transistor according to claim 5, wherein said gate electrode includes: a plurality of gate electrode portions formed to cover top and side faces of said plurality of stripe-like ridges, respectively; and an interconnection connecting said plurality of gate electrode portions to each other. 10
7. A field effect transistor according to claim 3, wherein said semiconductor layered structure includes a p-type semiconductor layer and said channel layer of an n-type semiconductor formed on said p-type semiconductor layer, said channel layer being an uppermost layer of said semiconductor layered structure. 15 20
8. A field effect transistor according to claim 7, further comprising means for applying voltage to said p-type semiconductor layer. 25
9. A field effect transistor according to claim 3, wherein said semiconductor layered structure includes:
 - a first semiconductor layer to which n-type impurities are added at a high concentration; 30
 - a channel layer, formed on said first semiconductor layer, to which the n-type impurities are added at a concentration lower than that of said first semiconductor layer, said channel layer having a smaller bandgap than that of said first semiconductor layer; and 35
 - a second semiconductor layer, formed on said channel layer, to which the n-type impurities are added at a concentration higher than that of said channel layer, said second semiconductor layer having a larger bandgap than that of said channel layer. 40
10. A field effect transistor according to claim 9, further comprising means for applying voltage to said first semiconductor layer. 45
11. A field effect transistor according to claim 9, wherein said stripe-like ridges each have grooves at side faces thereof, said grooves being formed by removing part of said channel layer. 50
12. A field effect transistor according to claim 5, wherein said stripe-like ridges each have grooves at side faces thereof, said grooves being formed by removing part of said electron 55

supplying layer.

13. A field effect transistor according to claim 3, wherein said field effect transistor comprises a plurality of gate electrodes formed to cover top and side faces of said ridges and part of bottom faces of said recesses, in a direction perpendicular to a direction in which said ridges extend.





Fig. 1C




Fig. 1D




Fig. 1E




Fig. 1F




Fig. 1G




Fig. 2

(—●— Conventional Stripe-channel HEMT
—○— FET of Present Invention




Fig. 3A




Fig. 3B




Fig. 3C




Fig. 4A




Fig. 4B




Fig. 4C




Fig. 4D




Fig. 5




Fig. 6A




Fig. 6B




Fig. 6C




Fig. 7A




Fig. 7B




Fig. 7C




Fig. 7D




Fig. 8

(—●— Conventional Stripe-Channel HEMT
—○— FET of Present Invention




Fig. 9A




Fig. 9B




Fig. 10

(—●— Conventional Stripe-channel HEMT
 (—○— FET of Present Invention




Fig. 11

(
---• Conventional Stripe-channel HEMT
—○ FET of Present Invention




Fig. 12




Fig. 13A




Fig. 13B




Fig. 14

(--- Conventional Stripe-channel HEMT
 (○ FET of Present Invention




Fig. 15A




Fig. 15B




Fig. 16




Fig. 17

(—●— Conventional Stripe-channel HEMT
 (—○— FET of Present Invention)




Fig. 18

(--- Conventional Strip-channel HEMT
—○— FET of Present Invention




Fig. 19




Fig. 20A




Fig. 20B




Fig. 21




Fig. 22

(--- Conventional Stripe-channel HEMT
—○— FET of Present Invention)




Fig. 23 A




Fig. 23 B




Fig. 24

(--- Conventional Stripe-channel HEMT
— FET of Present Invention




Fig: 25A




Fig. 25 B




Fig. 26.




Fig. 27

(--- Conventional Stripe-channel HEMT
— FET of Present Invention




Fig. 28A




Fig. 28B




Fig. 29A




Fig. 29B




Fig. 29C




Fig. 30

(---•--- Conventional Stripe-channel HEMT
---○--- FET of Present Invention)




Fig. 31A




Fig. 31B




Fig. 31C




Fig. 31D




Fig.32




Fig. 33A




Fig. 33B




Fig. 33C




Fig 34A





Fig 34B



(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) Publication number:

0 563 847 A3

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 93105153.6

(51) Int. Cl.⁶: H01L 29/812

(22) Date of filing: 29.03.93

(30) Priority: 30.03.92 JP 72062/92

(43) Date of publication of application:
06.10.93 Bulletin 93/40(84) Designated Contracting States:
DE FR GB(98) Date of deferred publication of the search report:
06.12.95 Bulletin 95/49(71) Applicant: **MATSUSHITA ELECTRIC
INDUSTRIAL CO., LTD.**
1006, Ohaza Kadoma
Kadoma-shi,
Osaka 571 (JP)(72) Inventor: **Nakatsuka, Tadayoshi**
4-5-30, Daido,
Higashiyodogawa-ku

Osaka-shi,
Osaka (JP)
Inventor: **Inoue, Kaoru**
16-3-922, Joshoji-cho
Kadoma-shi,
Osaka (JP)
Inventor: **Fujimoto, Hiromasa**
314 Terakata-ryo,
2-7, Minamiterakata-kitadori
Moriguchi-shi,
Osaka (JP)
Inventor: **Yagita, Hideki**
13-7, Kitafunahashi-cho
Hirakata-shi,
Osaka (JP)

(74) Representative: **Marx, Lothar, Dr. et al**
Patentanwälte Schwabe, Sandmair, Marx
Stuntzstrasse 16
D-81677 München (DE)

(54) **A field effect transistor.**

(57) A field effect transistor is disclosed. The field effect transistor includes: a semiconductor substrate having at least an upper face; a semiconductor layered structure, formed on the upper face of the semiconductor substrate, the semiconductor layered structure including a channel layer; a source electrode formed on the semiconductor layered structure; a drain electrode formed on the semiconductor layered structure at a position apart from the source electrode in a first direction by a prescribed distance; and a gate electrode, formed on the semiconductor layered structure between the source electrode and the drain electrode. The channel layer includes: a first channel region positioned directly under the source electrode; a second channel region, positioned directly under the drain electrode; a third channel region which is adjacent to the first channel region and which is not positioned directly under the gate electrode; a fourth channel region which is adjacent to the second channel region and which is not positioned directly under the gate electrode; and

a plurality of stripe-like middle channel regions for connecting the third channel region to the fourth channel region.

EP 0 563 847 A3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 93 10 5153

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. CL.5)
X	US-A-4 989 052 (OKADA ET AL.) * the whole document *	1-6	H01L29/812
X	IEICE TRANSACTIONS, vol. E74, no. 12, December 1991 TOKYO JP, pages 4110-4113, H. KAWASAKI ET AL. - 'Striped-channel low-noise pseudomorphic HEMT' * the whole document *	1-6	
X A	FR-A-2 554 639 (THOMSON-CSF) * the whole document *	1-3 7,8	
A	PATENT ABSTRACTS OF JAPAN vol. 14 no. 70 (E-886) ,8 February 1990 & JP-A-01 287969 (FUJITSU LTD) 20 November 1989,		
			TECHNICAL FIELDS SEARCHED (Int. CL.5)
			H01L
The present search report has been drawn up for all claims			
Place of search		Date of completion of the search	Examiner
THE HAGUE		11 October 1995	Baillet, B
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☒ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.